Abstract-In the nanometer era of VLSI design, high power consumption is considered to be a "show-stopper" for many applications. Voltage Island design has emerged as a popular method for addressing this issue. This technique requires multiple supply voltages on the same chip with blocks assigned to different supply voltages. Implementation challenges force blocks with similar supply voltages to be placed contiguous to one another, thereby creating "islands". Classical floorplanners assume a single supply voltage in the entire SoC and thus require additional design steps to realize voltage islands. In this paper we present a new floorplanning algorithm based on the sequence pair representation that can floorplan blocks in the form of islands. Given the possible supply voltage choices for each block, the floorplanner simultaneously attempts to reduce power and area of the chip. Our floorplanner integrates the tasks of assigning blocks to different supply voltages and the placing of the blocks in the chip. Compared to previous work, the proposed floorplanner on average reduces the area overhead of the chip by 13.5% with 34% runtime improvement. Additionally we explore the tradeoff between power and area for different floorplan solutions.
I. INTRODUCTION
For over four decades, semiconductor industry has witnessed geometric feature-size reduction with resultant increase in chip capacity and performance. With every technology generation, improved performance and density has designers and consumers to enjoy the benefit of faster, cheaper and yet more complex chips. In the past, the principal goal of chip designers was to deliver the maximum possible performance, often at the expense of area and power. However, with continued technology scaling, the levels of integration have pushed the power profiles of many systems beyond acceptable power density limits. The pursuit of efficient methods for reduction in power consumption has moved to the forefront of the VLSI design challenge.
One of the popular techniques for power reduction is the use of multiple supply voltages (in the form of Voltage Islands). In [1] , Lackey et al first proposed a block-based multi-supply design using voltage islands. This technique requires IP blocks with same supply voltage to form contiguous groups called "islands".
Voltage island design can be implemented at either the floorplan/placement stage or post-floorplan/post-placement stage. Voltage island design challenges at the floorplan/placement stage have been studied extensively in [2] - [5] . An approach involving perturbation for voltage assignment of cores, and simulated annealing for floorplanning is described in [2] . A similar approach is taken in [3] with the additional objective of achieving a thermally-balanced, island-based System-on-Chip (SoC) design. In [4] , based on the block timing requirements, voltage assignment is performed first. Next, level shifters are inserted and floorplanning is performed using a power network aware floorplanner such that the sum of perimeters of voltage 1 University of Toronto, ECE Department, Toronto, ON M5S 3G4 (dipanjan.sengupta@utoronto.ca, veneris@eecg.utoronto.ca) 2 University of British Columbia, ECE Department, Vancouver, BC, V6T 1Z4({stevew, ivanov, res}@ece.ubc.ca) 978-1-4577-1221-0/11/$26.00 c 2011 IEEE islands is minimized. Fine-grained voltage assignment during placement of standard cells was proposed in [5] .
In [6] - [9] , voltage islands are created from fixed floorplans. In [6] , [8] , placement adjacencies of logic blocks are considered to create voltage islands to optimize power versus design-cost tradeoffs under performance constraints In [7] , a 0-1 integer-linear programming method is proposed for voltage assignment to the cores in an SoC. Next, from a finite choice of floorplan solutions, a candidate floorplan that respects the voltage assignment is chosen. In [9] , a zero-slack algorithm is used to perform delay budgeting and voltage assignment. Based on physical proximity, the actual voltage islands are then created.
The objective of classical floorplanners is to pack all hard/soft blocks, such that the enclosing layout region is minimum area (with no overlapping blocks) while satisfying the aspect ratio of each block as well the timing requirement of the entire chip. With the emergence of fixed-outline floorplanner, multi-objective minimization of area and wirelength, via linear combinations, was no longer an important design issue [10] . As mentioned in [11] , classical floorplanners fall short of addressing new circuit challenges such as power. In all the previous work [2] - [9] , power optimization and floorplanning has been considered as two distinct steps. Simultaneous voltage assignment, voltage island generation and floorplanning using Normalized Polish Expression was first considered in [12] . However, island partitioning and voltage assignment is performed for every candidate floorplan.
Our main contributions are summarized as follows:
• In this paper we propose a new voltage island aware floorplanning technique using Sequence pair representation. Simulated Annealing is used for searching the solution space.
• To ensure the proper construction of voltage islands, certain constraints have been imposed on the position of the blocks in the sequence pair. Unlike [12] , we do not require island partitioning and voltage assignment for every candidate floorplan, thereby saving runtime. Results show that our floorplan solution require less area, lower power and has a faster run-time than previous proposals.
• In our floorplanning method, any candidate floorplan will always provide a feasible solution.
• As power and area/wirelength have to be jointly reduced, we explore floorplan solutions that have multiple objectives. Based on the maximum allowable deadspace and power, different solutions can be explored by the designer using proper choice of relative weights of area and power. The remainder of the paper is organized as follows. The floorplan representation using sequence pair is described in Section II. In Section III, we propose a new sequence pair representation method in order to incorporate Voltage Islands. Section IV discusses the overall design flow. Experimental results are provided in Section V and conclusions are summarized in Section VI.
II. FLOORPLAN REPRESENTATION
Simulated Annealing (SA) is one of the most popular and widely-used approaches for floorplan optimization. Floorplanners differ in the internal floorplan representation. Topological representation of the floorplan is critical to the effectiveness and optimization of the algorithm. VLSI floorplans representations can be classified into two categories [13] : (i) slicing floorplan and (ii) non-slicing floorplan. The sequence pair representation falls under the second category of floorplan representation.
A sequence pair is a pair of sequences of N elements representing a list of N blocks [14] . Each sequence consists of permutation of the N blocks. The two permutations define the geometric relations between each pair of non-overlapping blocks as follows: 
The placement of individual blocks in the floorplan is computed by translating the sequence pair (X, Y ) to the horizontal (G H ) and vertical (G V ) constraints graphs. Each graph consists of (N + 2) vertices -one for each N blocks and a source and sink node to represent the boundaries. A directed edge (a, b) exists in G H if block a is placed to the left of block b. Similarly a directed edge (b, a) exists in G V if block a is above block b. Vertices without any outgoing edge are connected to the sink, and vertices without incoming edges are connected to the source. The weight of each vertex in G H and G V represent the width and height of the block respectively. A longest common subsequence (lcs()) algorithm can be applied to determine the individual location of each block as well as the overall dimension of the chip. The width of the chip can be computed using the function lcs(X, Y ) and the height of the chip can be computed using the function lcs(X R , Y ) where X R is the reverse of X. Such a computation can be performed in O(n 2 ) time using algorithm in [14] and in O(nlogn) time using the more sophisticated data structure in [15] .
III. CONTIGUOUS CONSTRAINT
One of the primary constraints for voltage island design is to have blocks within the same island (i.e. operating at the same supply voltage) contiguous to one another to form islands. Such a constraint simplifies the power grid design for each supply voltage in the chip. Unlike H-alignment and Valignment [16] the contiguous constraint has greater freedom of placement as the relative positions of the blocks are not strictly constrained. Similar constraints have been considered in [17] for B * Tree representation of multivoltage floorplans. A pair of blocks can be contiguous to one another horizontally (H-contiguous) or vertically (V-contiguous). Hcontiguous can be formally defined as follows:
. . , k with dimension w i ×h i and coordinates (x i , y i ) referring to the bottomleft corner for each block; i = 1, 2, . . . , k respectively, the k blocks are H-contiguous iff
The definition of V-contiguous can be written in a similar fashion as:
. . , k with dimension w i ×h i and coordinates (x i , y i ) referring to the bottomleft corner for each block; i = 1, 2, . . . , k respectively, the k blocks are V-contiguous iff y i +h i = y i+1 (vertical constraint) and either
In order to assign blocks to the same island in the sequence pair, we consider the H-contiguous case first. From (1) if (V ab = V (c)) then 7: return true; 8:
return f alse; 10: end if 11: else 12: if (X 2 , Y 2 ) = (cX 3 d, cY 3 d) then 13: if (V ab = V (c)) and (V (c) = V (d)) then 14: H-Island(X 2 , Y 2 ); 15: else 16: return f alse; 17: end if 18: else 19: return f alse; If lcs(X 2 , Y 2 ) is empty then a and b are abutted to one another whereas when lcs(X 2 , Y 2 ) is non-empty, there are blocks between a and b in the horizontal direction and they must be assigned to the same island. Fig. 1(a) , voltage islands can be created between blocks (a, c) ( Fig. 1(b) ), (a, b) ( Fig. 1(c) ), (b, c) ( Fig. 1(d) ), (c, d) ( Fig. 1(e) ) and (b, d) ( Fig. 1(f) ). As lcs(bc, cb) = b, c, blocks a and d can be placed in the same island iff either b or c is placed in the same island as well, thus forming the island (a, c, d) ( Fig. 1(g) )or (a, b, d) ( Fig. 1(h) ).
Extending the sequence pair representation to multiple voltage islands for H-contiguous constraint leads to: Any sequence pair that satisfies the above condition can be floorplanned as islands in the horizontal direction. Fig. 2(a) Fig. 2(b) A similar analysis is possible for the V-contiguous property. Here we consider the sequence (X R , Y ) instead of (X, Y ). Sequence pair representation for multiple voltage islands which satisfy the V-contiguous property can be formalized as: Fig. 3(a) shows the floorplan of the blocks in Fig. 2(a) with sequence pair (X, Y ) = (< 6, 5, 4, 3, 2, 1 >, < 1, 2, 34, 5, 6 >). As in the case of H-contiguous, islands must not be placed within another island as well (Fig. 3(b) ) and thus we avoid sequences such as (X, Y ) = (< 3, 2, 6, 5, 4, 1 >, < 1, 4, 5, 6, 2, 3 >).
Theorem 2 For a given floorplan with N blocks and k distinct voltage islands, represented by the Sequence Pair
(X, Y ) = (X 1 X 2 X 3 . . .X k , Y 1 Y 2 Y 3 . . .Y k ),
Example 2

Theorem 4 For a given floorplan with N blocks and k distinct voltage islands, represented by the Sequence Pair
Example 3
Voltage Islands have blocks that are contiguous to one another in any direction i.e. some blocks can be H-contiguous while others can be V-contiguous. In order to ensure that all blocks in the same island are contiguously placed to form an (a,b) first swaps c and d for two specific cases. It then determines if the blocks are horizontally contiguous or vertically contiguous. If either of these conditions is true we can deduce that blocks a and b are contiguous to one another in the floorplan of the island. If the blocks are not horizontally/vertically contiguous then the set of blocks that are horizontally/vertically contiguous to a are noted in the set P . For every block e in set P , the function attempts to determine if it is horizontally/vertically connected to b. The function either returns true or f alse when set P is empty. Thus the necessary condition for sequence pair representation of blocks in Voltage Islands is as follows.
Step 1: Island (4, 5) Step 2: c=4, d=5 and P={}
Step 3: V−Island(4,5) is false
Step 4: P={3,1} Step5: c=3, d=5
Step 6: H−Island (3, 5) 
is false
Step 7: P={1,6}
Step 8: c=1, d=5
Step 10: V−Island (1, 5) is false Step 11: c=6, d=5 Step 12: H−Island (6, 5) Note that the blocks in the same island being placed together in the sequence pair negates certain types of floorplans to be realizable. For example, blocks 1, 2, 3 in Fig. 5 can be placed in Island 1 while blocks 4, 5, 6 can be placed in Island 2.
But such floorplan will not be created due to the constraints placed on each block in an island.
IV. OVERALL DESIGN FLOW
We assume that the chip contains a set of N blocks with areas A 1 , A 2 , . . ., A N . Additionally the aspect ratio of each block i has a minimum and maximum bound [l i , u i ], 1≤i≤N . It must be noted that in case of hard blocks the value of the maximum and minimum aspect ratio is same and cannot be altered during floorplanning. The supply voltage choice for each block is specified in the Voltage Assignment Table [18] .
The proposed floorplanner uses the sequence pair representation for the floorplan. The sequence pair is initialized by assigning each blocks in the lowest possible voltage level, and is of the form (X, where X i and Y i is the permutation of blocks whose minimum possible supply voltage is V DD (i). The floorplanner relies on Simulated Annealing framework [19] .
A. Moves
Within a simulated annealing iteration, there are four kinds of moves generated. Each such move produces a new floorplan solution.
1) Swap Islands: The position of the islands in either or both sequences can be swapped. For example, in the sequence pair (X, Y ), if island 1 and 3 are swapped only in the X sequence then the new sequence pair would be block is moved from one island to another such that either a new island is created or one island is merged with an existing island. The move can change the relative position of a block in either of the sequences. In addition to all these moves we can also change the aspect ratio of the soft blocks during floorplanning.
B. Cost Function
The cost function used to evaluate a floorplan can be written as:
where A is the chip area, W is the total wirelength and P is the total power consumption of the chip. The values of the parameters α, β and γ can be assigned by the designer [3] or be set using random walks at the beginning of the annealing process [12] . In regards to the inclusion of fixed-outline floorplan constraint, sequence pairs that do not meet the chip width/height are initially considered to be legal solution. But as the annealing progresses such solutions are disregarded by assigning a very large value to both A and W .
C. Annealing Schedule
The initial temperature is set to be very high (T initial = 100000) for each floorplan solution. A geometric cooling schedule [10] with a varying cooling factor is used.
The Swap Islands move is more likely in the higher temperatures while swapping of blocks within the islands and changes in aspect ratio are more likely in the lower temperatures. The remaining move types have equal probability throughout the cooling process. Simulations show that swapping islands has a greater effect on the overall area of the floorplan while the other move types have a smaller impact on the total area.
V. RESULTS
Experiments were performed using GSRC benchmark circuits. The proposed floorplanner was implemented in C++ and complied with gcc version 4.3.2. All experiments were run on Intel P4 CPU 2.8 GHz workstation with 2GB RAM. The area and runtime of the proposed floorplanner was compared to the previous related floorplanner in [12] . Table I compares the runtime and deadspace of the proposed floorplanner with the previous work in [12] . Here α, β and γ values are equal to 1. As shown in the table, in most of the cases, our algorithm finds a better floorplan solution in terms of area and requires much less run-time. Fig. 6(a) and Fig. 6(b) show the floorplan solutions of n100 with 5 islands using [12] and our proposed algorithm respectively.
In order to explore the floorplan solutions with different power and area/wirelength objectives, the cost function in eqn.(2) is modified to: need to be optimized. Thus integrating voltage assignment, island partitioning and floorplanning together produce higher quality results than that was obtained by performing these steps separately.
VI. CONCLUSION In this paper, we have proposed a new simulated annealingbased voltage island-aware floorplanning algorithm that integrates the voltage assignment and floorplanning processes into a single design step. Constraints are imposed on the sequence pair representation in order to realize island-based floorplanning. The cost function used by the floorplanner takes into account the power, area and wirelength of candidate solutions. We showed that our algorithm reduces dead space by a further 13.5% and with 34% runtime reduction, compared to previous work. Additionally we have explored different floorplan solution based on the relative weights of power and area and showed the necessity of using both power and area as the two objectives in modeling the cost function.
